With the explosive growth of data-centric computing, high-end storage accelerator cards have become critical engines for data processing and transmission, demanding extreme performance, low latency, and high reliability from their hardware. The power delivery network (PDN), serving as the "heart" of the accelerator card, must provide exceptionally clean, stable, and highly efficient power to core loads such as computational ASICs/FPGAs, high-bandwidth memory (HBM/GDDR), and high-speed interfaces (PCIe, CXL). The selection of power MOSFETs directly determines the PDN's conversion efficiency, power density, thermal performance, transient response, and overall system stability. Addressing the stringent requirements of accelerator cards for high current, tight voltage regulation, limited space, and 24/7 operation, this article employs scenario-based adaptation logic to reconstruct the MOSFET selection framework, delivering an optimized, ready-to-implement solution.

I. Core Selection Principles and Scenario Adaptation Logic

Core Selection Principles

Ultra-Low Loss & High Current: Prioritize devices with the lowest possible Rds(on) and gate charge (Qg) to minimize conduction and switching losses under high-current conditions (often >100A per phase).

Optimized Dynamic Performance: Fast switching capability (low Qg, Qgd) is crucial for high-frequency multiphase buck converters to ensure excellent transient response to rapid load steps.

图1: 高端高性能存储加速卡方案与适用功率器件型号分析推荐VBQF3101M与VBGQA1401与VBP16R47S产品应用拓扑图_en_01_total

Maximum Power Density: Select advanced packages (e.g., DFN, LGA) with superior thermal impedance to achieve the highest possible current handling per unit PCB area.

High Voltage & Robustness: For intermediate bus conversion (e.g., 12V to multiphase input), devices must have sufficient voltage margin (e.g., >30V for 12V bus) and ruggedness to handle switching noise and potential transients.

Scenario Adaptation Logic

Based on the power tree of a typical accelerator card, MOSFET applications are segmented into three critical scenarios: Core & Memory VRM (Highest Power Density), Intermediate Bus & Auxiliary Power (Balanced Performance), and Point-of-Load (POL) & Load Switch (Integration & Control). Device parameters are meticulously matched to each scenario's specific demands.

II. MOSFET Selection Solutions by Scenario

Scenario 1: Core & Memory VRM (Multiphase Buck Converter) – The Power Density Champion

Recommended Model: VBGQA1401 (Single-N, 40V, 150A, DFN8(5x6))

Key Parameter Advantages: Utilizes advanced SGT technology, achieving an ultra-low Rds(on) of 1.09mΩ at 10V Vgs. An astounding continuous current rating of 150A in a compact DFN package makes it ideal for high-phase-count, high-current VRMs.

Scenario Adaptation Value: The exceptionally low Rds(on) minimizes conduction loss, the primary loss component in high-current VRMs. The DFN8(5x6) package offers an excellent thermal footprint, allowing for maximum power density and efficient heat dissipation directly into the PCB, which is critical for cooling concentrated hotspots near the ASIC. Its performance enables high-frequency switching for fast transient response, ensuring stable voltage for sensitive computational cores and memory.

Scenario 2: Intermediate Bus Conversion & Auxiliary Power – The Balanced Workhorse

Recommended Model: VBP16R47S (Single-N, 600V, 47A, TO247)

Key Parameter Advantages: Features a 600V drain-source voltage rating, suitable for designs with higher intermediate bus voltages or providing robust isolation margin. With an Rds(on) of 60mΩ and a current rating of 47A, it handles significant power levels efficiently. SJ_Multi-EPI technology offers a good balance between conduction loss and switching performance.

Scenario Adaptation Value: The TO247 package provides superior thermal performance for dissipating heat in higher-power, non-core power stages (e.g., 12V to a lower intermediate rail). Its high voltage rating adds system robustness. This device is perfect for the primary side of isolated DC-DC converters or as a high-side switch in non-isolated converters powering various card subsystems.

Scenario 3: Point-of-Load (POL) & Load Switch – The Integrated Controller

Recommended Model: VBQF3101M (Dual-N+N, 100V, 12.1A per channel, DFN8(3x3)-B)

Key Parameter Advantages: This dual N-channel MOSFET in a tiny DFN8 package offers 100V rating and 71mΩ Rds(on) per channel at 10V Vgs. The integrated dual configuration saves significant board space.

Scenario Adaptation Value: The ultra-compact package is ideal for space-constrained POL converters near secondary loads like PHYs, clocks, and management controllers. The dual independent N-channel pair can be used in synchronous buck converter designs for these lower-power rails, or as efficient load switches for power sequencing and domain gating, enabling fine-grained power management crucial for accelerator card efficiency.

图2: 高端高性能存储加速卡方案与适用功率器件型号分析推荐VBQF3101M与VBGQA1401与VBP16R47S产品应用拓扑图_en_02_core

III. System-Level Design Implementation Points

Drive Circuit Design

VBGQA1401: Must be paired with a high-current, high-frequency dedicated multiphase PWM controller and driver IC. Attention to gate drive loop layout is paramount to minimize parasitic inductance and ensure clean, fast switching.

VBP16R47S: Requires a robust gate driver capable of sourcing/sinking sufficient current. Optimize layout to manage higher voltage swing and switching node ringing.

VBQF3101M: Can be driven by integrated POL controller drivers or smaller gate drivers. Ensure proper gate resistance for switching speed control and stability.

Thermal Management Design

Aggressive Thermal Strategy: For VBGQA1401, implement maximized PCB copper pour (inner layers if possible) directly under the package, potentially coupled with thermal interface material to the card's heatsink or cold plate. VBP16R47S requires a dedicated heatsink. VBQF3101M relies on local copper pour and airflow.

Derating for Reliability: Operate all MOSFETs with significant current and temperature derating. Target junction temperatures well below 125°C during worst-case operation to ensure long-term reliability in server environments.

Signal Integrity & Reliability Assurance

Power Integrity: Use low-ESR/ESL ceramic capacitors very close to the drain and source of VBGQA1401 to suppress high-frequency noise and provide localized charge. Implement careful power plane segmentation and decoupling.

Protection Measures: Implement comprehensive over-current protection (OCP) and over-temperature protection (OTP) at the controller level. Use TVS diodes on gate pins and input power rails to protect against ESD and voltage surges.

IV. Core Value of the Solution and Optimization Suggestions

The power MOSFET selection solution for high-end storage accelerator cards, based on scenario-driven logic, achieves comprehensive coverage from the ultra-high-density core VRM to auxiliary power and intelligent load switching. Its core value is reflected in three key aspects:

Unmatched Performance per Watt & Cubic Inch: By deploying the ultra-low-loss VBGQA1401 in the core VRM, overall VRM efficiency can exceed 92% even at high frequencies, directly reducing thermal load and enabling higher sustained boost clocks. The compact footprints of VBGQA1401 and VBQF3101M maximize power density, freeing crucial PCB space for additional components or signal routing, directly contributing to higher card performance.

Enabling Robustness and Scalability: The use of the rugged VBP16R47S for intermediate power stages ensures a stable foundation for the entire card's PDN. The integrated dual-MOSFET VBQF3101M simplifies design for numerous POL rails, enhancing reliability through reduced component count. This scalable and robust architecture is essential for meeting the rigorous demands of data center deployment.

Balancing Cutting-Edge Performance with Design Practicality: The selected devices represent an optimal balance between state-of-the-art performance (SGT, low Rds(on)) and proven, reliable packaging technology. Compared to the most exotic new wide-bandgap solutions, this portfolio offers a more accessible cost-structure and simpler drive requirements while still delivering the extreme performance required by next-generation accelerators, accelerating time-to-market.

图3: 高端高性能存储加速卡方案与适用功率器件型号分析推荐VBQF3101M与VBGQA1401与VBP16R47S产品应用拓扑图_en_03_bus

In the design of power delivery networks for high-performance storage accelerator cards, MOSFET selection is a cornerstone for achieving peak computational performance, stability, and reliability. The scenario-based solution presented here, by precisely matching device characteristics to specific power chain roles and incorporating critical system-level design practices, provides a comprehensive and actionable technical blueprint. As accelerator cards push towards higher TDPs, increased memory bandwidth, and more complex heterogeneous architectures, power device selection will increasingly focus on deep integration with thermal solutions and digital control loops. Future exploration should center on the adoption of integrated power stages (DrMOS) and the co-design of MOSFETs with advanced cooling solutions (e.g., direct liquid cooling), laying the hardware foundation for the next generation of data-center-accelerating workhorses. In the era of AI and big data, an elite power delivery network is the silent enabler of breakthrough computational throughput.